

Claims

- 1 1. A method for fabricating a three-dimensional integrated device including a plurality of
2 vertically stacked and interconnected wafers, the method comprising the steps of:
3 providing a first wafer (1) having a front surface (1a) and a back surface (1b), the
4 first wafer having devices formed in a region (1d) adjacent to the front surface thereof;
5 forming a via (12) in the first wafer extending from the front surface, the via
6 being characterized by a lateral dimension (121) at the front surface;
7 removing material from the first wafer at the back surface (1b) thereof;
8 forming an opening (13) in the back surface of the first wafer, thereby exposing
9 the via, the opening having a lateral dimension greater than said lateral dimension of the via;
10 forming a layer of conducting material (14) in said opening;
11 providing a second wafer (2) having a front surface (2a) and a back surface (2b),
12 the second wafer having devices formed therein adjacent to the front surface thereof;
13 forming a stud (27) on the front surface of the second wafer;
14 forming a layer of bonding material (26) on the front surface (2a) of the second
15 wafer, the studs projecting vertically therefrom;
16 aligning the stud (27) to the opening (13) in the back surface of the first wafer;
17 and
18 bonding the second wafer to the first wafer using the layer of bonding material
19 (26), so that the stud makes electrical contact with the via.

- 1 2. A method according to claim 1, further comprising the steps of:
2 forming a via (22) in the second wafer (2) extending from the front surface
3 thereof (2a), the via being characterized by a lateral dimension (221) at the front surface (2a);
4 removing material from the second wafer at the back surface (2b) thereof;
5 forming an opening (23) in the back surface (2b) of the second wafer, thereby
6 exposing the via (22) therein, said opening (23) having a lateral dimension greater than said
7 lateral dimension (221) of the via (22);

8 forming a layer of conducting material (24) in said opening;
9 providing a third wafer (3) having a front surface (3a), the third wafer having
10 devices formed therein adjacent to the front surface thereof;
11 forming a stud (37) on the front surface (3a) of the third wafer;
12 forming a layer of bonding material (36) on the front surface (3a) of the third
13 wafer, the studs projecting vertically therefrom;
14 aligning the stud (37) to the opening (23) in the back surface of the second
15 wafer; and
16 bonding the third wafer to the second wafer using the layer of bonding material
17 (36), so that the stud (37) of the third wafer makes electrical contact with the via (22) of the
18 second wafer, with the stud (27) of the second wafer, and with the via (12) of the first wafer.

1 3. A method according to claim 1 or claim 2, characterized in that said step of removing
2 material causes the wafer to have a thickness of less than 20 μ m.

1 4. A method according to claim 1 or claim 2, further comprising the step of attaching a
2 handling plate (15) to the front surface (1a) of the first wafer (1) using a layer of bonding
3 material (16).

1 5. A method according to any preceding claim, further comprising the step of forming a
-2 conducting body (102) in one of the first wafer (1) and the second wafer (2) and connecting
3 to the via (12/22) in the wafer, the conducting body extending laterally under the devices of
4 the wafer, and characterized in that the opening (103) in the back side of the wafer is
5 separated laterally from the via in accordance with the lateral extent of the conducting body
6 (102).

1 6. A method according to any preceding claim, further comprising the steps of:
2 forming an additional opening (113) in the back surface of the first wafer;
3 forming an additional layer of conducting material (114) in said additional
4 opening;
5 forming an additional stud (127) on the front surface of the second wafer; and
6 aligning the additional stud (127) to the additional opening (113) in the back
7 surface of the first wafer;
8 and characterized in that said step of bonding the second wafer to the first wafer forms a
9 connection between the additional stud (127) and the additional layer of conducting material
10 (114) for conducting heat between the second wafer and the first wafer.

1 7. A method according to claim 6, characterized in that the additional layer of conducting
2 material (114) is electrically insulated from the via (12).

1 8. A method according to claim 2, further comprising the steps of:
2 forming an additional opening in the back surface of the second wafer;
3 forming an additional layer of conducting material in said additional opening;
4 forming an additional stud on the front surface of the third wafer; and
5 aligning the additional stud to the additional opening in the back surface of the
6 second wafer;
7 and characterized in that said step of bonding the third wafer to the second wafer forms a
8 connection between the additional stud and the additional layer of conducting material for
9 conducting heat between the third wafer and the second wafer.

1 9. A method according to any preceding claim, characterized in that said bonding material is
2 a thermoplastic material.

1 10. A method according to claim 9, characterized in that the thermoplastic material is
2 polyimide.

1 11. A method according to any of claims 1-10, further comprising the step of attaching the
2 three-dimensional integrated device (100) to a multichip module (300).

1 12. A method according to any of claims 1-10, further comprising the step of attaching the
2 three-dimensional integrated device (401) to an insulating layer having wiring formed therein
3 (450) using a stud-via connection.

1 13. A method according to any of claims 2-12, characterized in that the first wafer and
2 second wafer have cache memory devices, and the third wafer has logic devices.

1 14. A method according to any of claims 2-12, characterized in that at least one of the first
2 wafer, the second wafer and the third wafer includes a MEMS device.

AMENDED CLAIMS

[received by the International Bureau on 08 July 2003 (08.07.03);
original claims 5, 6, 9 and 11-14 amended]

8 forming a layer of conducting material (24) in said opening;

9 providing a third wafer (3) having a front surface (3a), the third wafer having
10 devices formed therein adjacent to the front surface thereof;

11 forming a stud (37) on the front surface (3a) of the third wafer;

12 forming a layer of bonding material (36) on the front surface (3a) of the third
13 wafer, the studs projecting vertically therefrom;

14 aligning the stud (37) to the opening (23) in the back surface of the second wafer;

15 and

16 bonding the third wafer to the second wafer using the layer of bonding material
17 (36), so that the stud (37) of the third wafer makes electrical contact with the via (22) of the
18 second wafer, with the stud (27) of the second wafer, and with the via (12) of the first wafer.

1 3. A method according to claim 1 or claim 2, characterized in that said step of removing
2 material causes the wafer to have a thickness of less than 20 μ m.

1 4. A method according to claim 1 or claim 2, further comprising the step of attaching a
2 handling plate (15) to the front surface (1a) of the first wafer (1) using a layer of bonding
3 material (16).

1 5. A method according to claim 1 or claim 2, further comprising the step of forming a
2 conducting body (102) in one of the first wafer (1) and the second wafer (2) and connecting
3 to the via (12/22) in the wafer, the conducting body extending laterally under the devices of
4 the wafer, and characterized in that the opening (103) in the back side of the wafer is
5 separated laterally from the via in accordance with the lateral extent of the conducting body
6 (102).

- 1 6. A method according to claim 1 or claim 2, further comprising the steps of:
2 forming an additional opening (113) in the back surface of the first wafer;
3 forming an additional layer of conducting material (114) in said additional
4 opening;
5 forming an additional stud (127) on the front surface of the second wafer; and
6 aligning the additional stud (127) to the additional opening (113) in the back
7 surface of the first wafer;
8 and characterized in that said step of bonding the second wafer to the first wafer forms a
9 connection between the additional stud (127) and the additional layer of conducting material
10 (114) for conducting heat between the second wafer and the first wafer.
- 1 7. A method according to claim 6, characterized in that the additional layer of conducting
2 material (114) is electrically insulated from the via (12).
- 1 8. A method according to claim 2, further comprising the steps of:
2 forming an additional opening in the back surface of the second wafer;
3 forming an additional layer of conducting material in said additional opening;
4 forming an additional stud on the front surface of the third wafer; and
5 aligning the additional stud to the additional opening in the back surface of the
6 second wafer;
7 and characterized in that said step of bonding the third wafer to the second wafer forms a
8 connection between the additional stud and the additional layer of conducting material for
9 conducting heat between the third wafer and the second wafer.
- 1 9. A method according to claim 1 or claim 2, characterized in that said bonding material is a
2 thermoplastic material.
- 1 10. A method according to claim 9, characterized in that the thermoplastic material is
2 polyimide.

1 11. A method according to claim 1 or claim 2, further comprising the step of attaching the
2 three-dimensional integrated device (100) to a multichip module (300).

1 12. A method according to claim 1 or claim 2, further comprising the step of attaching the
2 three-dimensional integrated device (401) to an insulating layer having wiring formed therein
3 (450) using a stud-via connection.

1 13. A method according to claim 2, characterized in that the first wafer and second wafer
2 have cache memory devices, and the third wafer has logic devices.

1 14. A method according to claim 2, characterized in that at least one of the first wafer, the
2 second wafer and the third wafer includes a MEMS device.